

1 METHOD AND APPARATUS FOR SWITCHING BETWEEN MULTIPLE
2 IMPLEMENTATIONS OF A ROUTINE

3 Cary A. Coutant
4 Carol L. Thompson
5

6 FIELD OF THE INVENTION

7 The present invention generally relates to management of binary program code
8 for different implementations of a processor architecture, and more particularly to
9 switching between multiple implementations of a routine that are associated with the
10 implementations of a processor architecture.
11

12 BACKGROUND

13 It is common to build multiple implementations of a basic processor
14 architecture for the purpose of providing various performance and pricing options. For
15 example, a processor architecture that supports a particular instruction set may have a
16 first-level cache in one implementation, and another implementation may have first and
17 second level caches.

18 Some system-provided routines and other library routines are written and
19 compiled to exploit the performance characteristics of a particular implementation of a
20 processor. For example, a memory-to-memory copy routine may be written and
21 compiled differently from one implementation to another. While the binary code will
22 execute correctly on any implementation, there may be a negative impact on
23 performance when the binary code is executed on an implementation other than the
24 target implementation.

25 A software developer can either develop separate binary libraries for the
26 different implementations, develop a single binary for all implementations, or develop
27 several versions of selected routines along with a run-time switch for selecting between
28 the different versions. Developing separate binary libraries is technically
29 straightforward. However, there is a cost associated with managing and distributing
30 separate binary libraries. If only a single binary library is provided, users may not
31 receive the full performance benefit of a particular implementation. While run-time
32 switches would appear to provide a reasonable tradeoff between the management of
33 multiple binary libraries and performance degradation, the run-time switch introduces
34 overhead when a library call is made to determine the implementation on which the

1 code is executing.

2 A method and apparatus that address the aforementioned problems, as well as
3 other related problems, are therefore desirable.

4

5 SUMMARY OF THE INVENTION

6 In various embodiments, a method and apparatus are provided for switching
7 between multiple implementations of a routine. In one embodiment, different versions
8 of a library routine are programmed to exploit different features of different computer
9 systems. The different versions are available in a single library, and an application
10 program need not differentiate between the different implementations in using the
11 routine. Using hardware characteristics that are associated with the different versions
12 and hardware characteristics of the computer system on which the application is to be
13 executed, references to the routine are resolved when the application and library are
14 loaded. Thus, execution of the application is not burdened with runtime resolution of
15 references to the routine.

16 It will be appreciated that various other embodiments are set forth in the
17 Detailed Description and Claims which follow.

18

19 BRIEF DESCRIPTION OF THE DRAWINGS

20 Various aspects and advantages of the invention will become apparent upon
21 review of the following detailed description and upon reference to the drawings in
22 which:

23 FIG. 1 is a flowchart of a process for generating multiple binary
24 implementations of a routine for different implementations of a particular processor
25 architecture;

26 FIG. 2 is a block diagram illustrating a symbol table in relationship to a shared
27 library of object code modules; and

28 FIG. 3 is a flowchart of a process for loading a library routine in accordance
29 with one embodiment of the invention.

30

31 DETAILED DESCRIPTION

32 In various embodiments, the invention provides a technique for switching
33 between multiple implementations of a library routine that are available in a library of
34 routines. Each implementation of a routine has an associated set of hardware

1 characteristics that indicate the hardware on which the implementation is intended to
2 execute. The hardware characteristics may include, for example, the processor clock
3 speed or a model number, cache configuration, latency of selected hardware operations
4 (load and store, for example), and the availability of certain extensions to the
5 instruction set. When a routine having multiple implementations is loaded, the
6 reference is resolved to the appropriate implementation using the associated hardware
7 characteristics and the hardware characteristics of the host system. Additional
8 hardware characteristics that may be used for different implementations of routines
9 include, for example, bypass characteristics, branch prediction behavior, pre-fetching
10 capability, information describing stall conditions, branch penalties, size and
11 associativity of processor data structures (not just cache, but branch prediction and
12 ALAT-like structures as well), queue sizes for out-of-order or decoupled processors,
13 and the number of processors in a multi-processor system.

14 FIG. 1 is a flowchart of a process for generating multiple binary
15 implementations of a routine for different implementations of a particular processor
16 architecture, in accordance with one embodiment of the invention. The process
17 generally entails for each implementation of a routine, generating object code modules
18 for the different implementations and adding entries in a symbol table for the different
19 object code modules. An entry in the symbol table for a routine having multiple
20 implementations has an associated set of hardware characteristics. The hardware
21 characteristics are those of the platform on which the associated object code module is
22 intended to execute.

23 At step 102, the first (or next, depending on the iteration) implementation of the
24 routine is obtained for processing, and at step 104 the hardware characteristics
25 associated with the routine are obtained.

26 The symbol table is updated at step 106. The symbol table includes names of
27 routines and references to the associated object code modules. For routines having
28 multiple implementations, hardware characteristics are also associated with the routine
29 name in the symbol table. When an application is loaded and bound to the shared
30 library that contains the multiple binary implementations of a routine, the system
31 dynamic loader selects the appropriate implementation from the symbol table based on
32 the hardware characteristics of the host system.

33 In one embodiment, the hardware characteristics that are to be associated with a
34 routine are provided by the developer in a configuration file that is read by the linker at

the time the shared library is being built. In this embodiment, the programmer will have coded different versions of the routine and used different names for the different versions. The information in the configuration file associates the names of the different versions with sets of hardware characteristics and with a generic name.

In another embodiment, the compiler could be adapted to generate multiple object code modules from a source code module. For example, in response to a command-line option, the compiler automatically generates hardware-specialized implementations, generates unique symbol names for the specialized implementations, and generate the mapping information. The mapping information associates the generic routine name with the specialized implementations, and the specialized implementations with sets of hardware characteristics. The mapping information may be stored either in the object file or in a separate configuration file that is used by the linker, for example.

At step 108, the object code module is created for the routine, and the object code module is added to the shared library at step 110. Each routine in the shared library is assigned a unique name.

At step 112, the entry in the symbol table (step 106) is updated to reference the associated object code module in the object code library. Decision step 114 tests whether there are additional implementations to process. If so, control is returned to step 102. Otherwise, the process for generating the multiple implementations is complete.

FIG. 2 is a block diagram illustrating a symbol table in relationship to a shared library of object code modules. The routines in shared library 152 are object code modules that are associated with and referenced by the entries in symbol table 154.

Routines 1 - (n+1) are illustrated in shared library 152. Routines 1 - n have single implementations, and two implementations are illustrated for example routine (n + 1). The first implementation of routine (n + 1) is named routine (n + 1), and the second implementation of routine (n + 1) is named routine (n + 1)'.

Symbol table 154 includes entries for each routine and implementation. Routines 1 - n, having only single implementations, include only the routine name and a reference to the corresponding object code module in shared library 152. Routine (n + 1) has two implementations, and the entries associated therewith include respective sets of hardware characteristics that describe, for example, the processor for which the

implementations were developed. The entry having hardware characteristics set 1 references routine (n + 1) code in shared library 152, and the entry having hardware characteristics set 2 references routine (n + 1)' code in the shared library.

When an application is loaded and bound to shared library 152, the system dynamic loader selects the appropriate binary implementation from the symbol table based on the hardware characteristics of the host processor. Thus, the reference to the appropriate binary implementation is resolved when the program using the shared library is loaded. Alternatively, some environments may load the shared library after a program begins execution, and in this environment the references are resolved when the shared library is loaded. In either environment, the references are resolved at load time versus runtime. The resolution of the references to routines in the symbol table results in code references to the addresses of the binary implementations in the shared library 152.

By selecting the appropriate object code routine once when the routine is first referenced instead of resolving the reference each time the routine is referenced at runtime, the overhead for the switch occurs in the compiler and loader, thereby eliminating issues with respect to run-time performance and switching to an appropriate implementation of a routine.

FIG. 3 is a flowchart of a process for loading a library routine in accordance with one embodiment of the invention. At step 302, the hardware characteristics are obtained from a system configuration file, for example. In another embodiment, the characteristics may be obtained, for example, from hardware identification registers or from firmware.

At step 304, the loader obtains the name of the routine to be loaded. For example, an application program may reference a particular shared library routine, and the loader uses the program-specified routine name to locate the proper object code module in the shared library.

The routine name and hardware characteristics are used at step 306 to match an entry in symbol table 154. Using the reference in the matching entry, step 208 loads the referenced object that is associated with the hardware characteristics. Forward from the time that a routine is referenced and the proper object code module is identified and loaded, no further matching of hardware characteristics is required on subsequent references to the routine.

1 The present invention is believed to be applicable to a variety of systems that
2 switch between multiple implementations of a routine based on hardware
3 characteristics. Other aspects and embodiments of the present invention will be
4 apparent to those skilled in the art from consideration of the specification and practice
5 of the invention disclosed herein. It is intended that the specification and illustrated
6 embodiments be considered as examples only, with a true scope and spirit of the
7 invention being indicated by the following claims.

8